

This document has been downloaded from:



The largest resource for amusement machines
documentation on the world wide web!



FLIPPERSPILL.COM


Sheet 2, Side A ASTEROIDS DELUXE™ Video Generator Section of 036471-01 and -02

© 1981 Atari, Inc.



NOTICE TO ALL PERSONS RECEIVING THIS DRAWING
 CONFIDENTIAL: Reproduction forbidden without the
 specific written permission of Atari, Inc., Sunnyvale, CA.
 This drawing is only conditionally issued, and neither
 receipt nor possession thereof confers or transfers any
 right in, or license to use, the subject matter of the draw-
 ing or any design or technical information shown thereon,
 nor any right to reproduce this drawing or any part
 thereof. Except for manufacture by vendors of Atari, Inc.,
 and for manufacture under the corporation's written
 license, no right to reproduce this drawing is granted or
 the subject matter thereof unless by written agreement
 with or written permission from the corporation.

DACX1 thru UNMDACX10 (X-axis unmultiplexed digital-to-
 analog converter circuitry). The DACX1 thru DACX10 signals are
 digital-to-analog converters (DACs) in the X video output.
 DACX1 and DACX10 outputs represent the physical placement
 on the monitor. The far left of the monitor screen is 0, the
 2, and the far right is 1023. Therefore, if the DACX1 thru
 DACX10 outputs are greater than 1023, the monitor beam would go off
 the screen and start again on the left side of the
 "wraparound" condition. To prevent a wraparound, the
 "select input from UNMDACX11 goes high when the
 DACX10 output is 1023 or less than 0. This selects UNMDACX12 to
 the multiplexers to the DACs, forcing all zeros or all
 ones keeping the beam on the appropriate side on the
 read of allowing it to wraparound.
 DACX1 and DACX10 outputs from the X- and
 DACX10 outputs are latched (F10) and gated together to
 axis output, BVL0 (beam valid).



X- AND Y-POSITION COUNTERS


-position counters are two identical circuits. Therefore, description discusses only the X-position counters. Position counters contain rate multipliers (J8 and K8), associated gates (B8 and H10). The output of the down/up on the monitor screen (or X axis), with 0 being the far decreasing this binary number output will cause the vector to the right or left, respectively. The vector generator decodes instructions from its memory, and then is capable that data to alter the binary count of these counters in VYs.

machine can preset these counters to an entirely different location on the monitor screen instantaneously, i.e., new vector from a different starting position than where vector ended. While the beam is "jumping" to this new position itself is turned off to prevent unwanted lines from the screen. To preset this new position into the counters, the generator causes **LDSTROBE** to go low. At this time, a new



The state machine can also instruct these counters to count up or down any specific number of counts. This will cause the beam to move to the left or to the right a specific distance relative to where it was. During this beam movement, the beam is turned on with the desired intensity. This is the procedure used to draw a vector on the monitor screen. The direction (to the left or right) and length (0 to 1023) of the vector to be drawn relative to the beam's current position is determined by DVX0-11 (from the vector generator memory data latches). This data contains information that determines how many clock pulses the counters will receive and whether the counters will count up or down.

DVX0-9 memory data is loaded into rate multipliers J8 and K8. The function of these devices is to space the desired number of counter clock pulses at equal intervals over the time period that it will take to draw the desired vector. This insures that vectors of different lengths will still be displayed with the same relative beam intensity. DVX10 and 11 are loaded directly into the counters. DVX10 determines whether the counters count up or down. DVX11 determines the quadrant of the vector being drawn.

The UNMDAC generator memory data latches. 12-bit number (DVX0-11) is loaded into the counters from the vector



VECTOR TIMER



The purpose of the vector timer is to time out the length of time it takes to "draw" an actual vector on the monitor display. During the interval when the X- and Y-position counters are actually drawing the vector, STOP is high. This prevents the vector-generator state machine from advancing to its next state until the vector currently being drawn is completed. As soon as the vector has been drawn, STOP goes low, allowing the state machine to advance to the next state in its intended sequence.

The vector timer consists of multiplexer F5, decoder E6, latch M6, adder M5, and counters B6, C6, and D6. M6 contains a scale factor which is added in M5 to the four timer signals. If TIMER0 thru TIMER3 inputs are any state but all high, decoder E6 directly decodes the sum and loads the decoded low into one of the counters. When GO goes low, the counters count from the loaded count until the counters all reach their maximum count. This count is a maximum length of 1024. At this time STOP goes low and clears the GO flip-flop of the state machine.

If the TIMER signals are all high, ALPHANUM goes low and data signals DVX11 and DVY11 are decoded by decoder E6. This is added to the scale factor and loaded into the counters.

The X- and Y-position counters are 12-bit counters. The X-position counter is a 12-bit counter. The Y-position counter is a 12-bit counter. The state machine decodes the sum of the X- and Y-position counters and loads the decoded low into one of the counters. The state machine decodes the sum of the X- and Y-position counters and loads the decoded low into one of the counters. The state machine decodes the sum of the X- and Y-position counters and loads the decoded low into one of the counters.

The state machine consists of input gates B8 and E5, ROM C8, latch D8, clock circuitry A6, and decoder E8. Four-bit input TIMERO thru TIMER3 is the operation-code input to the state machine. The A4 thru A6 address input to ROM C8 tells the ROM which instructions to perform. Address inputs A0 thru A3 from latch D8 tells the ROM which state was last performed. The address A7 input G0 tells the ROM that the position counters are presently drawing a vector. The HALT input to A7 tells the ROM that the vector generator has completed its operations.


The state machine is the "master controller" of the vector-generator circuitry. It receives instructions from the game MPU, via the vector generator RAM. It carries out these instructions by accessing the appropriate sections of the vector-generator ROM memory, using the vector-generator program-counter to do so. The state machine reads the vector-generator ROM data (via Timer 0-3) and decodes this information to determine how it should use this data. (1) to draw a vector, (2) to move the monitor beam to a new position on the monitor display, (3) to "jump" to a new vector memory address, (4) to return to a previous vector memory address, or (5) to tell the game MPU that it has completed its current instructions, and is waiting for

During initial power-up of the game, the HALT signal is pre-set low. The microcomputer reads the high HALT signal through its switch input port (sel/mux L10) on data line DB7. This tells the microcomputer that the vector generator is halted and waiting for an instruction. To ensure that the beam is off when the state machine is halted, the high HALT, clocked through latch DB, results in a low BLANK to the Z-axis output.


The state machine consists of input gates B8 and E5, ROM C8, latch D8, clock circuitry A6, and decoder E8. Four-bit input TIMERO thru TIMER3 is the operation-code input to the state machine. The A4 thru A6 address input to ROM C8 tells the ROM which instructions to perform. Address inputs A0 thru A3 from latch D8 tells the ROM which state was last performed. The address A7 input G0 tells the ROM that the position counters are presently drawing a vector. The HALT input to A7 tells the ROM that the vector generator has completed its operations.

The state machine is the "master controller" of the vector-generator circuitry. It receives instructions from the game MPU, via the vector generator RAM. It carries out these instructions by accessing the appropriate sections of the vector-generator ROM memory, using the vector-generator program-counter to do so. The state machine reads the vector-generator ROM data (via Timer 0-3) and decodes this information to determine how it should use this data. (1) to draw a vector, (2) to move the monitor beam to a new position on the monitor display, (3) to "jump" to a new vector memory address, (4) to return to a previous vector memory address, or (5) to tell the game MPU that it has completed its current instructions, and is waiting for

The diagram shows a 74193 counter configured as a divide-by-10 counter. The counter is a 4-bit binary counter with inputs: DMARST (pin 11), DMAGO (pin 15), HALTSTROBE (pin 12), and HALT (pins 9 and 10). The outputs are: Q (pin 13), J (pin 14), and K (pin 16). The counter is set to count from 0 to 9, and the output Q is connected to the HALT input.



PROGRAM COUNTER





Counters F4, H4 and J4 contain the address of the next data byte (instruction) to be fetched from the Vector Generator memory. Because these counters point to the next instruction in memory to be retrieved and performed, they are called the program counter. This program counter is incremented one count (to the next sequential address) each time the information at its current address is loaded into data latch 0 or data latch 2.

The program counter may also be preset to “jump” to a new address. This new address can be loaded into the program counter from the vector generator memory via data latches F6 and H6 and buffers H5 and J5.

The program counter may also be preset to “return” to a previous address which it had stored in its “stack”. The stack consists of register files F3, H3, & J3, and down/up counter K4. The stack is a 4-word 12-bit memory, used to save the contents of the program counter for future reference. It is loaded when DMAPUSH is low. Immediately after information is written into the stack, counter K4 increments one count. Immediately before loading the program counter from the stack, counter K5 decrements one count.


STATE MACHINE



FROM
MICROCOMPUTER
SHEET 1, SIDE B

VECTOR GENERATOR MEMORY ADDRESS SELECTOR

VECTOR




The address selector consists of multiplexers F2, H2, J2 and K2. When $\overline{VMEM}$ is low, the MPU of the microcomputer gains access to the address inputs of the vector generator memory. In this state, $\overline{BUFFEN}$ is from $\Phi 2$ and $\overline{VW}$ (vector generator write) is low when $\Phi 2$ and $\overline{R/WB}$ are both low. When $\overline{VMEM}$ is high, the address input to the vector generator memory is from the vector generator program counter and state machine. In this state, $\overline{BUFFEN}$ and $\overline{VW}$ are both held high by the pullup resistors connected to the 2B and 3B inputs of multiplexer K2.


Address decoder L2 decodes address bits A11 and A12, and selects the RAM or one of three ROMs of the vector-generator memory.

This address-selecting arrangement allows the game MPU to access the vector-generator memory, i.e., write data into the vector-generator RAM to instruct the vector generator what it should do next. The address selector can then allow the vector-generator program counter and state machine to access this same area of RAM also, and read what instructions were sent to it by the game MPU.


GENERATOR RAM



VECTOR GENERATOR DATA BUFFER




VECTOR GENERATOR ROM



The latch are the



Latch of the vector LATCH clear Latch



OR

TO/FROM
MPU DATA BUS
SHEET 1, SIDE B

VECTOR GENERATOR MEMORY DATA LATCHES



The data latches consist of latch 0 (H6), latch 1 (F6), latch 2 (J6), and latch 3 (K6). Inputs DDMA0 thru DDMA7 are the data outputs from the vector-generator memory.

Latches 0 thru 2 are directly clocked by the rising edge of the LATCH0, LATCH1, and LATCH2 outputs from the vector generator's state machine. Latch 3 is clocked by LATCH3 or by LATCH0, if ALPHANUM is low. Latch 0 is cleared when RESET, DMAGO, or ALPHANUM goes low. Latch 1 is cleared by ALPHANUM.

